Researchers unveil experimental 36-core chip
Design lets chip manage local memory stores efficiently using an Internet-style communication network.
Design lets chip manage local memory stores efficiently using an Internet-style communication network.
A new system makes hardware models of multicore chips more efficient, easier to design and more reliable.
The data-routing techniques that undergird the Internet could increase the efficiency of multicore chips while lowering their power requirements.